Bandwidth Archives - Dr. Wael Badawy

A Novel Current-Mode Instrumentation Amplifier Based on Operational Floating Current Conveyor,

WaelBadawy — Sun, 02 Sep 2018 17:47:00 +0000

This paper presents a novel current-mode instrumentation amplifier (CMIA) that utilizes an operational floating current conveyor (OFCC) as a basic building block. The OFCC, as a current-mode device, shows flexible properties with respect to other current- or voltage-mode circuits. The advantages of the proposed CMIA are threefold. First, it offers a higher differential gain and a bandwidth that is independent of gain, unlike a traditional voltage-mode instrumentation amplifier. Second, it maintains a high common-mode rejection ratio (CMRR) without requiring matched resistors, and finally, the proposed CMIA circuit offers a significant improvement in accuracy compared to other current-mode instrumentation amplifiers based on the current conveyor. The proposed CMIA has been analyzed, simulated, and experimentally tested. The experimental results verify that the proposed CMIA outperforms existing CMIAs in terms of the number of basic building blocks used, differential gain, and CMRR.

Published in:

Instrumentation and Measurement, IEEE Transactions on (Volume:54 , Issue: 5 )

Page(s):: 1941 – 1949
ISSN :: 0018-9456
INSPEC Accession Number:: 8601828
DOI:: 10.1109/TIM.2005.854254

Date of Publication :: Oct. 2005
Date of Current Version :: 03 October 2005
Issue Date :: Oct. 2005
Sponsored by :: IEEE Instrumentation and Measurement Society
Publisher:: IEEE

Yehya H. Ghallab, and Wael Badawy, Karan V.I.S. Kaler and Brent J. Maundy, “A Novel Current-Mode Instrumentation Amplifier Based on Operational Floating Current Conveyor,” IEEE Transaction on Instrumentation and Measurement, Volume 4, October 2005, pp. 1941 – 1949.

The post A Novel Current-Mode Instrumentation Amplifier Based on Operational Floating Current Conveyor, appeared first on Dr. Wael Badawy.

An Affine Based Algorithm and SIMD Architecture for Video Compression with Low Bit-rate Applications

WaelBadawy — Sun, 12 Aug 2018 02:23:00 +0000

This paper presents a new affine-based algorithm and SIMD architecture for video compression with low bit rate applications. The proposed algorithm is used for mesh-based motion estimation and it is named mesh-based square-matching algorithm (MB-SMA). The MB-SMA is a simplified version of the hexagonal matching algorithm [1]. In this algorithm, right-angled triangular mesh is used to benefit from a multiplication free algorithm presented in [2] for computing the affine parameters. The proposed algorithm has lower computational cost than the hexagonal matching algorithm while it produces almost the same peak signal-to-noise ratio (PSNR) values. The MB-SMA outperforms the commonly used motion estimation algorithms in terms of computational cost, efficiency and video quality (i.e., PSNR). The MB-SMA is implemented using an SIMD architecture in which a large number of processing elements has been embedded with SRAM blocks to utilize the large internal memory bandwidth. The proposed architecture needs 26.9 ms to process one CIF video frame. Therefore, it can process 37 CIF frames/s. The proposed architecture has been prototyped using Taiwan Semiconductor Manufacturing Company (TSMC) 0.18-μm CMOS technology and the embedded SRAMs have been generated using Virage Logic memory compiler.