Adders Archives - Dr. Wael Badawy https://badawy.ca/tag/adders/ From Idea to Innovation Thu, 22 Feb 2018 18:02:10 +0000 en-US hourly 1 63363634 A new time distributed DCT architecture for MPEG-4 hardware reference model https://badawy.ca/2018/09/14/a-new-time-distributed-dct-architecture-for-mpeg-4-hardware-reference-model-2/ Fri, 14 Sep 2018 12:59:00 +0000 http://www.badawy.ca/?p=473 This paper presents the design of a new time distributed architecture (TDA) which outlines the architecture (ISO/IEC JTC1/SC29/WG11 MPEG2002/M8565) submitted to MPEG4 Part9 committee and included in the ISO/IEC JTC1/SC29/WG11 MPEG2002/9115N document. The proposed TDA optimizes the two-dimensional discrete cosine transform (2-D-DCT) architecture performance. It uses a time distribution mechanismRead More

The post A new time distributed DCT architecture for MPEG-4 hardware reference model appeared first on Dr. Wael Badawy.

]]>

This paper presents the design of a new time distributed architecture (TDA) which outlines the architecture (ISO/IEC JTC1/SC29/WG11 MPEG2002/M8565) submitted to MPEG4 Part9 committee and included in the ISO/IEC JTC1/SC29/WG11 MPEG2002/9115N document. The proposed TDA optimizes the two-dimensional discrete cosine transform (2-D-DCT) architecture performance. It uses a time distribution mechanism to exploit the computational redundancy within the inner product computation module. The application specific requirements of input, output and coefficients word length are met by scheduling the input data. The coefficient matrix uses linear mappings to assign necessary computation to processor elements in both space and time domains. The performance analysis shows performance savings in excess of 96% as compared to the direct implementation and more than 71% as compared to other optimized application specific architectures for DCT.

Published in:

Circuits and Systems for Video Technology, IEEE Transactions on  (Volume:15 ,  Issue: 5 )

Alam, M.; Badawy, W.; Jullien, G.; “A new time distributed DCT architecture for MPEG-4 hardware reference model,” IEEE Circuits and Systems for Video Technology, Volume 15, Issue 5, May 2005, pp. 726 – 730.

The post A new time distributed DCT architecture for MPEG-4 hardware reference model appeared first on Dr. Wael Badawy.

]]>
2219
MRI Data Compression Using a 3-D Discrete Wavelet transform https://badawy.ca/2018/09/04/mri-data-compression-using-a-3-d-discrete-wavelet-transform-2/ Tue, 04 Sep 2018 09:50:00 +0000 http://www.badawy.ca/?p=536 A low-power system that can be used to compress MRI data and for other medical applications is described. The system uses a low power 3-D DWT processor based on a centralized control unit architecture. The simulation results show the efficiency of the wavelet processor. The prototype processor consumes 0.5 WRead More

The post MRI Data Compression Using a 3-D Discrete Wavelet transform appeared first on Dr. Wael Badawy.

]]>

A low-power system that can be used to compress MRI data and for other medical applications is described. The system uses a low power 3-D DWT processor based on a centralized control unit architecture. The simulation results show the efficiency of the wavelet processor. The prototype processor consumes 0.5 W with total delay of 91.65 ns. The processor operates at a maximum frequency of 272 MHz. The prototype processor uses 16-bit adder, 16-bit Booth multiplier, and 1 kB cache with a maximum of 64-bit data bandwidth. Lower power has been achieved by using low-power building blocks and the minimal number of computational units with high throughput.

Published in:

Engineering in Medicine and Biology Magazine, IEEE  (Volume:21 ,  Issue: 4 )

Wael Badawy, Guoqing Zhang, Mike Talley, Michael Weeks and Magdy Bayoumi, “MRI Data Compression Using a 3-D Discrete Wavelet transform,” The IEEE Engineering in Medical and Biology Magazine, Vol. 21, Issue 4, July/August 2002, pp. 95-103.

The post MRI Data Compression Using a 3-D Discrete Wavelet transform appeared first on Dr. Wael Badawy.

]]>
2199
A new time distributed DCT architecture for MPEG-4 hardware reference model https://badawy.ca/2018/05/18/a-new-time-distributed-dct-architecture-for-mpeg-4-hardware-reference-model/ Fri, 18 May 2018 04:28:00 +0000 http://www.badawy.ca/?p=473 This paper presents the design of a new time distributed architecture (TDA) which outlines the architecture (ISO/IEC JTC1/SC29/WG11 MPEG2002/M8565) submitted to MPEG4 Part9 committee and included in the ISO/IEC JTC1/SC29/WG11 MPEG2002/9115N document. The proposed TDA optimizes the two-dimensional discrete cosine transform (2-D-DCT) architecture performance. It uses a time distribution mechanismRead More

The post A new time distributed DCT architecture for MPEG-4 hardware reference model appeared first on Dr. Wael Badawy.

]]>

This paper presents the design of a new time distributed architecture (TDA) which outlines the architecture (ISO/IEC JTC1/SC29/WG11 MPEG2002/M8565) submitted to MPEG4 Part9 committee and included in the ISO/IEC JTC1/SC29/WG11 MPEG2002/9115N document. The proposed TDA optimizes the two-dimensional discrete cosine transform (2-D-DCT) architecture performance. It uses a time distribution mechanism to exploit the computational redundancy within the inner product computation module. The application specific requirements of input, output and coefficients word length are met by scheduling the input data. The coefficient matrix uses linear mappings to assign necessary computation to processor elements in both space and time domains. The performance analysis shows performance savings in excess of 96% as compared to the direct implementation and more than 71% as compared to other optimized application specific architectures for DCT.

Published in:

Circuits and Systems for Video Technology, IEEE Transactions on  (Volume:15 ,  Issue: 5 )

Alam, M.; Badawy, W.; Jullien, G.; “A new time distributed DCT architecture for MPEG-4 hardware reference model,” IEEE Circuits and Systems for Video Technology, Volume 15, Issue 5, May 2005, pp. 726 – 730.

The post A new time distributed DCT architecture for MPEG-4 hardware reference model appeared first on Dr. Wael Badawy.

]]>
473
MRI Data Compression Using a 3-D Discrete Wavelet transform https://badawy.ca/2018/05/08/mri-data-compression-using-a-3-d-discrete-wavelet-transform/ Tue, 08 May 2018 14:44:00 +0000 http://www.badawy.ca/?p=536 A low-power system that can be used to compress MRI data and for other medical applications is described. The system uses a low power 3-D DWT processor based on a centralized control unit architecture. The simulation results show the efficiency of the wavelet processor. The prototype processor consumes 0.5 WRead More

The post MRI Data Compression Using a 3-D Discrete Wavelet transform appeared first on Dr. Wael Badawy.

]]>

A low-power system that can be used to compress MRI data and for other medical applications is described. The system uses a low power 3-D DWT processor based on a centralized control unit architecture. The simulation results show the efficiency of the wavelet processor. The prototype processor consumes 0.5 W with total delay of 91.65 ns. The processor operates at a maximum frequency of 272 MHz. The prototype processor uses 16-bit adder, 16-bit Booth multiplier, and 1 kB cache with a maximum of 64-bit data bandwidth. Lower power has been achieved by using low-power building blocks and the minimal number of computational units with high throughput.

Published in:

Engineering in Medicine and Biology Magazine, IEEE  (Volume:21 ,  Issue: 4 )

Wael Badawy, Guoqing Zhang, Mike Talley, Michael Weeks and Magdy Bayoumi, “MRI Data Compression Using a 3-D Discrete Wavelet transform,” The IEEE Engineering in Medical and Biology Magazine, Vol. 21, Issue 4, July/August 2002, pp. 95-103.

The post MRI Data Compression Using a 3-D Discrete Wavelet transform appeared first on Dr. Wael Badawy.

]]>
536